## Quad SPST JFET Analog Switches

LF11331, LF13331 4 Normally Open Switches with Disable
LF11332, LF13332 4 Normally Closed Switches with Disable
LF11333, LF13333 2 Normally Closed Switches and 2 Normally Open Switches with Disable
LF11201, LF13201 4 Normally Closed Switches
LF11202, LF13202 4 Normally Open Switches

General Description
These devices are a monolithic combination of bipolar and JFET technology producing the industry's first one chip quad JFET switch. A unique circuit technique is employed to maintain a constant resistance over the analog voltage range of $\pm 10 \mathrm{~V}$. The input is designed to operate from minimum TTL levels, and switch operation also ensures a break-before-make action.

These devices operate from $\pm 15 \mathrm{~V}$ supplies and swing a $\pm 10 \mathrm{~V}$ analog signal. The JFET switches are designed for applications where a dc to medium frequency analog signal needs to be controlled.

Features
■ Analog signals are not loaded

- Constant "ON" resistance for signals up to $\pm 10 \mathrm{~V}$ and 100 kHz
- Pin compatible with CMOS switches with the advantage of blow out free handling
■ Small signal analog signals to 50 MHz
- Break-before-make action

■ High open switch isolation at 1.0 MHz
toff $<\mathrm{t}_{\mathrm{ON}}$ $-50 \mathrm{~dB}$

- Low leakage in "OFF" state <1.0 nA
- TTL, DTL, RTL compatibility
- Single disable pin opens all switches in package on LF11331, LF11332, LF11333
- LF11201 is pin compatible with DG201

Test Circuit and Schematic Diagram


TL/H/5667-2
FIGURE 1. Typical Circuit for One Switch


FIGURE 2. Schematic Diagram (Normally Open)
TL/H/5667-12
-

## Absolute Maximum Ratings

| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 1) | Power Dissipation (Note 2) Molded DIP (N Suffix) | 500 mW |
| :---: | :---: | :---: |
|  | Cavity DIP (D Suffix) | 900 mW |
|  | Operating Temperature Range |  |
| Supply Voltage ( $\left.\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | LF11201, 2 and LF11331, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Reference Voltage $\mathrm{V}_{\mathrm{EE}} \leq \mathrm{V}_{\mathrm{R}} \leq \mathrm{V}_{\mathrm{CC}}$ | LF13201, 2 and LF13331, 2, 3 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Logic Input Voltage $\quad \mathrm{V}_{\mathrm{R}}-4.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{R}}+6.0 \mathrm{~V}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Analog Voltage $\begin{array}{r} \mathrm{V}_{\mathrm{EE}} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{CC}}+6 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{EE}}+36 \mathrm{~V} \end{array}$ | Soldering Information N and D Package (10 sec.) | $300^{\circ} \mathrm{C}$ |
| Analog Current $\quad\left\|I_{A}\right\|<20 \mathrm{~mA}$ | SO Package Vapor Phase (60 sec.) | $215^{\circ} \mathrm{C}$ |
|  | Infrared (15 sec.) | $220^{\circ} \mathrm{C}$ |

Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | LF11331/2/3LF11201/2 |  |  | $\begin{gathered} \text { LF13331/2/3 } \\ \text { LF13201/2 } \end{gathered}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| RON <br> Ron Match $\mathrm{V}_{\mathrm{A}}$ $\mathrm{I}_{\mathrm{S}(\mathrm{ON})+}$ ID(ON) | "ON" Resistance <br> "ON" Resistance Matching <br> Analog Range <br> Leakage Current in "ON" Condition | $\mathrm{V}_{\mathrm{A}}=0, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Switch "ON," $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\pm 10$ | $\begin{array}{\|c\|} \hline 150 \\ 200 \\ 5 \\ \pm 11 \\ 0.3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 200 \\ 300 \\ 20 \\ 5 \\ 100 \\ \hline \end{array}$ | $\pm 10$ | $\begin{array}{\|c} \hline 150 \\ 200 \\ 10 \\ \pm 11 \\ 0.3 \\ 3 \\ \hline \end{array}$ | 250 <br> 350 <br> 50 <br>  <br> 10 <br> 30 | $\begin{gathered} \hline \Omega \\ \Omega \\ \Omega \\ \mathrm{V} \\ \mathrm{nA} \\ \mathrm{nA} \\ \hline \end{gathered}$ |
| IS(OFF) <br> $\mathrm{I}_{\mathrm{D} \text { ( } \mathrm{OFF} \text { ) }}$ | Source Current in "OFF" Condition Drain Current in "OFF" Condition | $\begin{array}{\|ll\|} \hline \text { Switch '"OFF," } \mathrm{V}_{S}=+10 \mathrm{~V}, & \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} & \\ \text { Switch '"OFF," }^{\circ} \mathrm{V}_{S}=+10 \mathrm{~V}, & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} & \\ \hline \end{array}$ |  | $\begin{gathered} 0.4 \\ 3 \\ 0.1 \\ 3 \end{gathered}$ | $\begin{array}{\|c\|} \hline 5 \\ 100 \\ 5 \\ 100 \\ \hline \end{array}$ |  | $\begin{gathered} 0.4 \\ 3 \\ 0.1 \\ 3 \end{gathered}$ | $\begin{aligned} & 10 \\ & 30 \\ & 10 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| $V_{\text {INH }}$ <br> $\mathrm{V}_{\mathrm{INL}}$ <br> IINH <br> $I_{\text {INL }}$ | Logical "1" Input Voltage Logical "0" Input Voltage Logical "1" Input Current <br> Logical "0" Input Current | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{IN}}=0.8$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.0 | 3.6 | $\begin{array}{\|c\|} \hline 0.8 \\ 10 \\ 25 \\ 0.1 \\ 1 \\ \hline \end{array}$ | 2.0 | 3.6 | $\begin{gathered} 0.8 \\ 40 \\ 100 \\ 0.1 \\ 1 \\ \hline \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ton <br> toff <br> $t_{\text {ON }}-t_{\text {OFF }}$ <br> CS(OFF) <br> $\mathrm{C}_{\mathrm{D} \text { (OFF) }}$ <br> $\mathrm{C}_{\mathrm{S}(\mathrm{ON})+}$ <br> $\mathrm{C}_{\mathrm{D}(\mathrm{ON})}$ | Delay Time "ON" <br> Delay Time "OFF" <br> Break-Before-Make <br> Source Capacitance <br> Drain Capacitance <br> Active Source and Drain Capacitance | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$, (Figure 3) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$, (Figure 3) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$, (Figure 3) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Switch "OFF," $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Switch "OFF," $\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Switch "ON," $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{array}{\|c\|} \hline 500 \\ 90 \\ 80 \\ 4.0 \\ 3.0 \\ 5.0 \\ \hline \end{array}$ |  |  | $\begin{array}{\|c\|} \hline 500 \\ 90 \\ 80 \\ 4.0 \\ 3.0 \\ 5.0 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| ISO(OFF) <br> CT <br> SR <br> IDIS | "OFF" Isolation Crosstalk Analog Slew Rate Disable Current | (Figure 4), (Note 4) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (Figure 4), (Note 4) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (Note 5) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (Figure 5), (Note 6) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{array}{\|c\|} \hline-50 \\ -65 \\ 50 \\ 0.4 \\ 0.6 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1.0 \\ 1.5 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline-50 \\ -65 \\ 50 \\ 0.6 \\ 0.9 \\ \hline \end{array}$ | $\begin{aligned} & 1.5 \\ & 2.3 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{~V} / \mu \mathrm{s} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| IEE $\mathrm{I}_{\mathrm{R}}$ $\mathrm{I}_{\text {CC }}$ | Negative Supply Current Reference Supply Current Positive Supply Current | $\begin{aligned} & \text { All Switches "OFF," } V_{S}= \pm 10 \mathrm{~V} T_{A}=25^{\circ} \mathrm{C} \\ & \text { All Switches "OFF," } V_{S}= \pm 10 \mathrm{~V} T_{A}=25^{\circ} \mathrm{C} \\ & \text { All Switches "OFF," } V_{S}= \pm 10 \mathrm{~V} T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 3.0 \\ 4.2 \\ 2.0 \\ 2.8 \\ 4.5 \\ 6.3 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5.0 \\ 7.5 \\ 4.0 \\ 6.0 \\ 6.0 \\ 9.0 \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 4.3 \\ & 6.0 \\ & 2.7 \\ & 3.8 \\ & 7.0 \\ & 9.8 \\ & \hline \end{aligned}$ | 7.0 <br> 10.5 <br> 5.0 <br> 7.5 <br> 9.0 <br> 13.5 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

[^0]Connection Diagrams (Top View for SO and Dual-In-Line Packages) (All Switches Shown are For Logical "0")


TL/H/5667-1

## LF11333/LF13333



TL/H/5667-14


LF11332/LF13332


LF11201/LF13201


TL/H/5667-15

Order Number LF13201D, LF11201D, LF11201D/883, LF13202D, LF11202D, LF11202D/883, LF13331D, LF11331D, LF11331D/883, LF13332D, LF11332D, LF11332D/883, LF13333D, LF11333D or LH11333D/883 See NS Package Number D16C

Order Number LF13201M, LF13202M, LF13331M, LF13332M or LF13333M See NS Package Number M16A

Order Number LF13201N, LF13202N, LF13331N, LF13332N or LF13333N
See NS Package Number N16A

## Test Circuit and Typical Performance Curves <br> Delay Time, Rise Time, Settling Time, and Switching Transients



## Additional Test Circuits



FIGURE 3. ton, toff Test Circuit and Waveforms for a Normally Open Switch


FIGURE 4. "OFF" Isolation, Crosstalk, Small Signal Response

## Typical Performance Characteristics













## Application Hints

## GENERAL INFORMATION

These devices are monolithic quad JFET analog switches with "ON" resistances which are essentially independent of analog voltage or analog current. The leakage currents are typically less than 1 nA at $25^{\circ} \mathrm{C}$ in both the "OFF" and "ON" switch states and introduce negligible errors in most applications. Each switch is controlled by minimum TTL logic levels at its input and is designed to turn "OFF" faster than it will turn "ON." This prevents two analog sources from being transiently connected together during switching. The switches were designed for applications which require break-before-make action, no analog current loss, medium speed switching times and moderate analog currents.
Because these analog switches are JFET rather than CMOS, they do not require special handling.

## LOGIC INPUTS

The logic input ( IN ), of each switch, is referenced to two forward diode drops $\left(1.4 \mathrm{~V}\right.$ at $\left.25^{\circ} \mathrm{C}\right)$ from the reference supply $\left(V_{R}\right)$ which makes it compatible with DTL, RTL, and TTL logic families. For normal operation, the logic " 0 " voltage can range from 0.8 V to -4.0 V with respect to $\mathrm{V}_{\mathrm{R}}$ and the logic " 1 " voltage can range from 2.0 V to 6.0 V with respect to $\mathrm{V}_{\mathrm{R}}$, provided $\mathrm{V}_{\mathrm{IN}}$ is not greater than $\left(\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right)$. If the input voltage is greater than ( $\mathrm{V}_{\mathrm{CC}}-2.5 \mathrm{~V}$ ), the input current will increase. If the input voltage exceeds 6.0 V or -4.0 V with respect to $\mathrm{V}_{\mathrm{R}}$, a resistor in series with the input should be used to limit the input current to less than $100 \mu \mathrm{~A}$.

## ANALOG VOLTAGE AND CURRENT

## Analog Voltage

Each switch has a constant "ON"' resistance (RON) for ana$\log$ voltages from ( $\mathrm{V}_{E E}+5 \mathrm{~V}$ ) to ( $\mathrm{V}_{\mathrm{CC}}-5 \mathrm{~V}$ ). For analog voltages greater than $\left(\mathrm{V}_{\mathrm{CC}}-5 \mathrm{~V}\right)$, the switch will remain ON independent of the logic input voltage. For analog voltages less than $\left(\mathrm{V}_{\mathrm{EE}}+5 \mathrm{~V}\right)$, the ON resistance of the switch will increase. Although the switch will not operate normally when the analog voltage is out of the previously mentioned range, the source voltage can go to either ( $\mathrm{V}_{\mathrm{EE}}+36 \mathrm{~V}$ ) or $\left(\mathrm{V}_{\mathrm{CC}}+6 \mathrm{~V}\right)$, whichever is more positive, and can go as negative as $V_{E E}$ without destruction. The drain ( $D$ ) voltage can also go to either $\left(\mathrm{V}_{\mathrm{EE}}+36 \mathrm{~V}\right)$ or ( $\mathrm{V}_{\mathrm{CC}}+6 \mathrm{~V}$ ), whichever is more positive, and can go as negative as ( $\mathrm{V}_{\mathrm{CC}}-36 \mathrm{~V}$ ) without destruction.

## Analog Current

With the source (S) positive with respect to the drain (D), the RON is constant for low analog currents, but will increase at higher currents ( $>5 \mathrm{~mA}$ ) when the FET enters the saturation region. However, if the drain is positive with respect to the source and a small analog current loss at high analog currents (Note 6) is tolerable, a low RON can be maintained for analog currents greater than 5 mA at $25^{\circ} \mathrm{C}$.

## LEAKAGE CURRENTS

The drain and source leakage currents, in both the ON and the OFF states of each switch, are typically less than 1 nA at $25^{\circ} \mathrm{C}$ and less than 100 nA at $125^{\circ} \mathrm{C}$. As shown in the typical curves, these leakage currents are Dependent on power supply voltages, analog voltage, analog current and the source to drain voltage.

## DELAY TIMES

The delay time OFF (tOFF) is essentially independent of both the analog voltage and temperature. The delay time $\mathrm{ON}\left(\mathrm{t}_{\mathrm{ON}}\right)$ will decrease as either $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{A}}\right)$ decreases or the temperature decreases.

## POWER SUPPLIES

The voltage between the positive supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and either the negative supply ( $\mathrm{V}_{\mathrm{EE}}$ ) or the reference supply $\left(\mathrm{V}_{\mathrm{R}}\right)$ can be as much as 36 V . To accommodate variations in input logic reference voltages, $\mathrm{V}_{\mathrm{R}}$ can range from $\mathrm{V}_{\mathrm{EE}}$ to ( $\mathrm{V}_{\mathrm{CC}}-4.5 \mathrm{~V}$ ). Care should be taken to ensure that the power supply leads for the device never become reversed in polarity or that the device is never inadvertantly installed backwards in a test socket. If one of these conditions occurs, the supplies would zener an internal diode to an unlimited current; and result in a destroyed device.

## SWITCHING TRANSIENTS

When a switch is turned OFF or ON, transients will appear at the load due to the internal transient voltage at the gate of the switch JFET being coupled to the drain and source by the junction capacitances of the JFET. The magnitude of these transients is dependent on the load. A lower value $R_{L}$ produces a lower transient voltage. A negative transient occurs during the delay time ON, while a positive transient occurs during the delay time OFF. These transients are relatively small when compared to faster switch families.

## DISABLE NODE

This node can be used, as shown in Figure 5, to turn all the switches in the unit off independent of logic inputs. Normally, the node floats freely at an internal diode drop ( $\approx 0.7 \mathrm{~V}$ ) above $\mathrm{V}_{\mathrm{R}}$. When the external transistor in Figure 5 is saturated, the node is pulled very close to $V_{R}$ and the unit is disabled. Typically, the current from the node will be less than 1 mA . This feature is not available on the LF11201 or LF11202 series.


FIGURE 5. Disable Function







Physical Dimensions inches (millimeters)


Order Number LF11201D, LF11201D/883, LF13201D, LF11202D, LF11202D/883, LF13202D, LF11331D, LF11331D/883, LF13331D, LF11332D, LF11332D/883, LF13332D, LF11333D, LF11333D/883 or LF13333D NS Package Number D16C


Order Number LF13201M, LF13202M,
LF13331M, LF13332M or LF13333M
NS Package Number M16A
LF11331/LF13331/LF11332/LF13332/LF11333/LF13333/LF11201/
LF13201/LF11202/LF13202 Quad SPST JFET Analog Switches

Physical Dimensions inches (millimeters)


Order Number LF13201N, LF13202N, LF13331N, LF13332N or LF13333N NS Package Number N16A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.


[^0]:    Note 1: Refer to RETSF11201X, RETSF11331X, RETSF11332X and RETSF11333X for military specifications.
    Note 2: For operating at high temperature the molded DIP products must be derated based on a $+100^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $+150^{\circ} \mathrm{C} / \mathrm{W}$, devices in the cavity DIP are based on a $+150^{\circ} \mathrm{C}$ maximum junction temperature and are derated at $\pm 100^{\circ} \mathrm{C} / \mathrm{W}$.
    Note 3: Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=0 \mathrm{~V}$, and limits apply for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for the $\mathrm{LF} 11331 / 2 / 3$ and the $\mathrm{LF} 11201 / 2$, $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for the LF13331/2/3 and the LF13201/2.
    Note 4: These parameters are limited by the pin to pin capacitance of the package.
    Note 5: This is the analog signal slew rate above which the signal is distorted as a result of finite internal slew rates.
    Note 6: All switches in the device are turned "OFF" by saturating a transistor at the disable node as shown in Figure 5. The delay time will be approximately equal to the ton or toff plus the delay introduced by the external transistor.
    Note 7: This graph indicates the analog current at which $1 \%$ of the analog current is lost when the drain is positive with respect to the source.
    Note 8: $\theta_{\mathrm{JA}}$ (Typical) Thermal Resistance
    Molded DIP (N) $85^{\circ} \mathrm{C} / \mathrm{W}$

    | Cavity DIP (D) | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
    | :--- | :--- |
    | $105^{\circ} \mathrm{C} / \mathrm{W}$ |  |

